aboutsummaryrefslogtreecommitdiffstats
path: root/Software/Stubs Collection/stubs/Scripts/Assemblies/Dryer/Dryer_Encoder.cs
blob: d2eb00cb66e824f4bd92a841abbe51d673cbe397 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
using System;
using System.Text;
using System.Linq;
using System.Drawing;
using System.Diagnostics;
using System.Windows.Forms;
using System.Threading;
using System.Threading.Tasks;
using System.Collections.Generic;
using Tango.PMR.Stubs;
using Tango.Stubs;

include "..\..\Defines\Tango_Defines_Basic.cs"
include "Tango_Defines_SSI.cs"
//include "C:\To_Backup\Mulberry\Mulberry_current\Customers\Twine\Tango\LAB_Tests\Main_PCB\ATP_Test\Scripts\Defines\Tango_Defines_Basic.cs"
//include "C:\To_Backup\Mulberry\Mulberry_current\Customers\Twine\Tango\LAB_Tests\Main_PCB\ATP_Test\Scripts\Defines\Tango_Defines_SSI.cs"


public void OnExecute(StubManager stubManager)
{
	int k = 0;
	Fpga_Read_Reg(FPGA1, F1_Prescaler1_reg1, 0);
	Fpga_Read_Reg(FPGA1, F1_Prescaler1_reg2, 0);	
	
	//Set output clock frequency to about 200 kHz
	Fpga_Write_Reg(FPGA1, F1_Prescaler1_reg1, 0x0024, 0);
	Fpga_Write_Reg(FPGA1, F1_Prescaler1_reg2, 0x0024, 0);
	
	Fpga_Read_Reg(FPGA1, F1_Prescaler1_reg1, 0);
	Fpga_Read_Reg(FPGA1, F1_Prescaler1_reg2, 0);

	for (int i = 0; i < 1000; i++)
	{

		stubManager.Write(ReadEncoder_Dryer() +"\n");

		Thread.Sleep(100);
	}
	
	
}

Int32 ReadEncoder_Dryer()
{
	Int32 temp;
	Int32 temp1;
	stubManager.Run<StubFpgaWriteRegResponse>("StubFpgaWriteRegRequest" ,0x6000019e, 0x0000);		//triggers a TX transmission

	var response = stubManager.Run<StubFpgaReadRegResponse>("StubFpgaReadRegRequest" ,0x60000190);
	var response1 = stubManager.Run<StubFpgaReadRegResponse>("StubFpgaReadRegRequest" ,0x60000192);		 

	temp =  Convert.ToInt32 (((((response1.Value <<16) + 	response.Value)>>10 ) & 0x3fff));

	return temp;
}