1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
// Generated by the protocol buffer compiler. DO NOT EDIT!
// source: VersionFileDestination.proto
#pragma warning disable 1591, 0612, 3021
#region Designer generated code
using pb = global::Google.Protobuf;
using pbc = global::Google.Protobuf.Collections;
using pbr = global::Google.Protobuf.Reflection;
using scg = global::System.Collections.Generic;
namespace Tango.PMR.FirmwareUpgrade {
/// <summary>Holder for reflection information generated from VersionFileDestination.proto</summary>
public static partial class VersionFileDestinationReflection {
#region Descriptor
/// <summary>File descriptor for VersionFileDestination.proto</summary>
public static pbr::FileDescriptor Descriptor {
get { return descriptor; }
}
private static pbr::FileDescriptor descriptor;
static VersionFileDestinationReflection() {
byte[] descriptorData = global::System.Convert.FromBase64String(
string.Concat(
"ChxWZXJzaW9uRmlsZURlc3RpbmF0aW9uLnByb3RvEhlUYW5nby5QTVIuRmly",
"bXdhcmVVcGdyYWRlKsQCChZWZXJzaW9uRmlsZURlc3RpbmF0aW9uEgcKA01D",
"VRAAEgkKBUZQR0ExEAESCQoFRlBHQTIQAhIJCgVGUEdBMxADEhAKDENvbmZp",
"Z1BhcmFtcxAEEhEKDVByb2Nlc3NQYXJhbXMQBRIPCgtBbGFybVBhcmFtcxAG",
"EhkKFUdlbmVyYWxIV0NvbmZpZ1BhcmFtcxAHEhIKDkVtYmVkZGVkUGFyYW1z",
"EGQSDQoJQklUUGFyYW1zEGUSEgoOSGFyZHdhcmVQYXJhbXMQZhIOCgpQdW1w",
"Q2FyZFNXEGcSEAoMV2luZGVyQ2FyZFNXEGgSDgoKSGVhZENhcmRTVxBpEg8K",
"C0RyeWVyQ2FyZFNXEGoSEQoNTWlkVGFua0NhcmRTVxBrEhMKD0x1YnJpY2Fu",
"dENhcmRTVxBsEg0KCU5ld0NhcmRTVxBtQiUKI2NvbS50d2luZS50YW5nby5w",
"bXIuZmlybXdhcmV1cGdyYWRlYgZwcm90bzM="));
descriptor = pbr::FileDescriptor.FromGeneratedCode(descriptorData,
new pbr::FileDescriptor[] { },
new pbr::GeneratedClrTypeInfo(new[] {typeof(global::Tango.PMR.FirmwareUpgrade.VersionFileDestination), }, null));
}
#endregion
}
#region Enums
public enum VersionFileDestination {
[pbr::OriginalName("MCU")] Mcu = 0,
[pbr::OriginalName("FPGA1")] Fpga1 = 1,
[pbr::OriginalName("FPGA2")] Fpga2 = 2,
[pbr::OriginalName("FPGA3")] Fpga3 = 3,
[pbr::OriginalName("ConfigParams")] ConfigParams = 4,
[pbr::OriginalName("ProcessParams")] ProcessParams = 5,
[pbr::OriginalName("AlarmParams")] AlarmParams = 6,
[pbr::OriginalName("GeneralHWConfigParams")] GeneralHwconfigParams = 7,
[pbr::OriginalName("EmbeddedParams")] EmbeddedParams = 100,
[pbr::OriginalName("BITParams")] Bitparams = 101,
[pbr::OriginalName("HardwareParams")] HardwareParams = 102,
[pbr::OriginalName("PumpCardSW")] PumpCardSw = 103,
[pbr::OriginalName("WinderCardSW")] WinderCardSw = 104,
[pbr::OriginalName("HeadCardSW")] HeadCardSw = 105,
[pbr::OriginalName("DryerCardSW")] DryerCardSw = 106,
[pbr::OriginalName("MidTankCardSW")] MidTankCardSw = 107,
[pbr::OriginalName("LubricantCardSW")] LubricantCardSw = 108,
[pbr::OriginalName("NewCardSW")] NewCardSw = 109,
}
#endregion
}
#endregion Designer generated code
|
